Test data travels through a System-on-Chip (SOC) from the chip pins to the module-under-test and vice versa via a Test Access Mechanism (TAM). Conventionally, a TAM is implemented with dedicated wires. However, also existing functional interconnect, such as a bus or Network-on-Chip (NOC), can be reused as TAM. This will reduce the overall design effort and the silicon area. For a given module, its test set, and maximal bandwidth that the functional interconnect can offer between ATE and module-under-test, our approach designs a test wrapper for the module-under-test such that the test length is minimized. Unfortunately, it is unavoidable that with the test data also unused (idle) bits are transported. This paper presents a TAM bandwidth utilization analysis and techniques for idle bits reduction, to minimize the test length. We classify the idle bits into four types which explain the reason for bandwidth under-utilization and pinpoint design improvement opportunities. Experimental results show an average bandwidth utilization of 80%, while the remaining 20% is consumed by the idle bits.
Introduction
Rapid improvements in the semiconductor industry allow the design and manufacturing of increasingly complex chips, often referred to as SOCs. SOCs are composed of multiple, often heterogeneous modules. Each module is tested individually using onchip isolation hardware called a wrapper. Stimuli and responses travel through the chip to and from the embedded module using a Test Access Mechanism (TAM) [1] . Conventionally, dedicated wires are used to implement this TAM.
Recently, it has been proposed to reuse existing functional interconnect, such as a bus or a NOC [2, 3] , as TAM [4] [5] [6] [7] [8] [9] [10] [11] [12] . The main advantage of this approach is the fact that it makes a dedicated TAM superfluous, leading to a reduction in design complexity and silicon area. The approach requires modifications to the conventional test wrapper, which now no longer transports test data via dedicated TAM ports, such as the WPI and WPO ports of IEEE Std. 1500 [13] , but via reused functional ports instead.
The length of an SOC test dictates the required vector storage on the automatic test equipment (ATE) and the time (in seconds) each SOC spends on the ATE. A reduction of the test length directly translates into savings in the test cost. In this paper we present an analysis of bandwidth utilization of functional interconnect serving as TAM. We identify four types of idle bits which cause under-utilization of the available bandwidth and hence contribute to a longer-than-strictly-necessary test length. These idle bits are unavoidable for a given TAM and module design, but can be eliminated or reduced by (small) design modifications, which are pinpointed by our method.
The remainder of this paper is organized as follows. Section 2 gives an overview of related prior work. Section 3 summarizes our wrapper design approach that enables reusing functional interconnect as TAM. We define four types of idle bits that help us to explain bandwidth under-utilization in Section 4, and describe how to reduce the amount of idle bits in Section 5. Experimental results are provided and discussed in Section 6, while Section 7 concludes this paper. Figure 1 : Test set-ups in which (a) a conventional dedicated TAM is used, and (b) the existing functional interconnect is reused as TAM.
ATE
apply structural scan-based tests via the ARM bus, but in a rather cumbersome way. Nahvi and Ivanov [6] were the first to propose to transport test data via a packet-switching network; they do not quantify the associated silicon area costs, but as they propose a dedicated test network, these costs must be unacceptably high. Cota et al. [8] were the first to propose to reuse a functional NOC as TAM. Their approach requires knowledge of many NOC implementation details, such as the network topology, number of routers, etc. Amory et al. [11] propose a wrapper design which enables any existing functional interconnect, including bus and NOC, to be reused as TAM, provided the interconnect offers guaranteed throughput and latency [2, 15] . They describe how the streaming nature of scan testing is matched to the possibly bursty or packetized bus or NOC traffic. Their wrapper design proposal slightly reduces the test length compared to a conventional dedicated TAM.
Analysis of TAM bandwidth utilization for modular SOC testing was first published by Goel and Marinissen [16, 17] . For dedicated TAMs, they classify under-utilized bandwidth into three types of idle bits. Their first type of idle bits is caused by different completion times of the various TAMs in an SOC. If a TAM is not of Pareto-Optimal width for a particular core that is assigned to it, this causes the second type of idle bits. The third type of idle bits is due to imbalanced wrapper chain lengths per module. Hussin et al. [12] identified another, fourth type of idle bits, specific to test wrappers that reuse functional interconnect. Their paper also proposes a modification to the wrapper design of [11] , that eliminates these idle bits, but adds significant (but in the paper unquantified) area costs.
Our paper presents a bandwidth utilization analysis for reusing functional interconnect as TAM. We work with a slightly improved version of the test wrapper design of [11] , and focus on testing a single core in isolation. We provide an extensive idle-bit classification, which puts the prior work into perspective, and extends the number of idle-bit types with two novel, previously unpublished, classes. Our paper demonstrates that further test length reductions are possible through design modifications suggested by our bandwidth utilization analysis.
Functional interconnect as TAM
In conventional modular SOC test approaches, dedicated TAMs are used to transport test data from ATE to the module-undertest and vice versa. Reusing existing functional interconnect as TAM avoids dedicated TAMs and their associated design and area costs. Figure 1 shows, at a conceptual level, the difference between the two approaches. The new approach requires a wrapper design modified in comparison to conventional wrappers [11] : it lacks the dedicated-TAM input and output of conventional wrappers, but instead is equipped with ports that "speak" the communication protocol of the functional interconnect (such as AXI [18] ) and convert periodically-arriving functional data into streaming scan data and vice versa. Figure 2 shows a simplified example of a wrapper which reuses functional interconnect as TAM [11] . As in conventional test wrappers, all core terminals are equipped with a wrapper cell, and wrapper chains are formed by concatenating wrapper cells and module-internal scan chains. However, ports to connect to a dedicated TAM, common in conventional wrappers, are absent. The functional core terminals are partitioned into the protocol ports that are selected as TAM terminals, and all other non-TAM terminals. Test stimuli periodically arrive over the functional interconnect that serves as TAM; in our simplified example in Fig The last word that arrives over the TAM terminals does not need to be shifted in, but can be applied directly to the module-undertest. After the actual testing launch and capture takes place, test responses are transported away from the module in a similar fashion.
Figure 3(a) shows the typical ordering of elements in a wrapper chain for a conventional wrapper, which uses a dedicated TAM. As defined in [19] , input wrapper cells are followed by internal scan chains, which are followed by output wrapper cells. 
Idle bits classification
It is often unavoidable that some non-useful bits are transported together with the useful test data. These non-useful bits are called idle bits; they increase the test data volume to be stored on the ATE and consume part of the available bandwidth for test data transport. Idle bits occur in (1) traditional monolithic scan testing, (2) conventional modular SOC testing with dedicated TAMs, as well as in (3) a modular SOC test approach that reuses functional interconnect as TAM. For the latter case, this section describes and classifies four types of idle bits. 
Type-1 idle bits
Shifting bits into the wrapper chains completes when the wrapper chain R with the longest scan-in length
is filled with test stimuli. Other, shorter wrapper chains require less time to shift in valid stimuli and receive therefore dummy bits before their valid test stimulus bits are sent. A similar situation exists at the test response side. These dummy bits are Type-1 idle bits. (Note: Type-1 idle bits were introduced in [17] as Type-3 idle bits.) The bigger the difference between the average scan-in (-out) length and the maximum scan-in (-out) length, the more Type-1 idle bits there are. Figure 4 shows two wrapper chains of unequal length and the corresponding Type-1 idle bits for this example. 
Type-2 idle bits
Stimuli are loaded into the wrapper periodically, in order to keep the chain shifting continuously. The shift-in length of the longest wrapper chain Figure 5 . These type of idle bits occur at the output side for responses as well. 
Type-3 idle bits
In scan testing, it is common practice to overlap the shift-out of the responses of test pattern with the shift-in of the stimuli for the next pattern s q
. This process repeats for all patterns of the test set; only when the responses of the last test pattern are shifted out, no new stimuli are shifted in again. We also use this so-called pipelined scan in our approach, as it can save up to 50% of the test application time.
In conventional scan testing, scan-in and scan-out lengths are equal, i.e., Figure 6 shows for a small example with only two test patterns the idle bits of Type-1, -2, and -3. 
Type-4 idle bits
The number of wrapper chains is as large as possible, in order to make maximum use of the available TAM bandwidth and hence reduce the corresponding test application time:
a parallel word of in bits arrives, which is divided over the wrapper chains. Due to rounding differences, for every pattern in each such parallel word except for the last one,
) bits are wasted; we refer to them as Type-4 idle bits. A similar situation occurs at the test response side.
Note that these Type-4 idle bits arrive in dedicated wrapper cells, which in [11] were referred to as RSDI and RSDO cells. In [11, 12] , these RSDI and RSDO wrapper cells are placed in the middle of the wrapper chains. In contrast, we put them at the extremes of the wrapper chains, such that they do not unnecessarily contribute to the scan lengths, and hence we obtain a (minor) test length improvement over [11, 12] .
An example of Type-4 idle bits is shown in Figure 7 . An existing functional input port that serves as TAM has word width in q p r . Given the bandwidths, in this example we could afford to make wrapper chains, and hence words are delivered with a period of in s p clock cycles. The 32 input bits are divided over 10 wrapper chains and hence we have 
Idle bit reduction
To increase the bandwidth utilization, we need to reduce the number of idle bits. For each type of idle bits, we discuss how to reduce them.
Type-1 idle bits are minimal for wrapper chains with balanced scan-in/out lengths. We employ the COMBINE algorithm [19] for this purpose. Obviously, modules with hard scan chains limit the possibilities to balance the scan-in/out lengths; typically, better results can be achieved if the scan chains in a module are soft, such that they can be re-designed and adapted to wrapper and TAM design.
There are no Type-2 idle bits if These idle bits can be reduced by creating wrapper chains with either more inputs or more outputs, in order to reduce the largest of the two variables. In regular scan testing this does not pay off; however, we postulate that this can pay off for wrapper-based modular SOC testing.
There are no Type-4 idle bits if all stimuli from the TAM and responses to the TAM are buffered. Hussin et al. [12] propose a solution in which load and shift registers are used to buffer. Unfortunately, this solution requires a significant, but in their paper unquantified, amount of extra silicon area.
Experimental results
We have automated the wrapper design to generate wrappers for modules using the approach of Amory et al. [11] and calculated the bandwidth under-utilization for each module due to idle bits. The wrapper generator uses as many ports as possible and tries to generate a wrapper design with minimal test length.
As input we use the SOCs g1023, p93791, and a586710 of the ITC'02 SOC Test Benchmark Set [20] . For each module we assume for every 100 inputs and 100 outputs one input and one output port with a word width = 32 using the AXI protocol [18] ; modules with a big amount of i/o-terminals will therefore have a bigger bandwidth compared to modules with a small amount of i/o-terminals. The test frequency
MHz. Today's functional interconnects can work at a frequency of 500 MHz [2] . A 32-bit port delivers 32-bit per cycle minus overhead, which is assumed to be 20%. The ITC'02 benchmarks are five years old, and scaling with Moore's Law, we assume their functional interconnects were working at ¢ | of today's bandwidth. These assumptions result in
= 1600 Mbit/s per port.
For 26 modules of the ITC'02 benchmarks, we have calculated the bandwidth under-utilization due to idle bits. Table 1 lists the results. For each module, the absolute number of idle bits has been calculated, as well as the relative percentages of Type-1, -2, -3, and -4 idle bits. The last column of Table 1 lists the bandwidth efficiency, which is reduced due to the idle bits. For example, Module 1 of SOC p93791 requires 312067 idle bits to transport all stimuli and responses to and from the module. These idle bits reduce the useful bandwidth from 100% to 95%. The 5% reduction was due to Type-1 idle bits. Average results over all 26 modules are given in the bottom row of the table. Figure 8 shows a graphical representation of the results of Table 1 . On average 80% of the available bandwidth is used for actual stimuli and responses. 20% is idle bits and causes under-utilization of bandwidth. The idle bits are more or less equally spread over all four categories.
Conclusion
Reusing the existing functional interconnect as a TAM cancels the need for a dedicated TAM. In this paper we analyzed the bandwidth utilization for wrappers which reuse the functional interconnect as a TAM. We defined four types of idle bit to explain the under-utilization of bandwidth. Reduction of idle bits improves the bandwidth utilization and reduces the required ATE vector storage. Several solutions to reduce idle bits are discussed.
We automatically generated wrappers for 26 modules of the ITC'02 SOC Test Benchmarks and calculated the bandwidth utilization by useful test data and idle bits. Idle bits can use up to 39% of the available bandwidth. On average, 20% of the available bandwidth is consumed by idle bits. All four types of idle bits contribute to the bandwidth under-utilization.
Using the bandwidth under-utilization analysis, wrappers which reuse the existing functional interconnect can be modified to reduce the test length of modules.
